Skip to main content Skip to main content
AVGO · USPTO Filings

Broadcom Inc. — Patent Applications


Recent USPTO patent applications filed under applicant “Avago Technologies International Sales Pte. Limited / AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED / Broadcom Inc.” — pending requests, not granted patents. Where a filing continues an already-granted parent, the parent’s number is shown.

51
Tracked Applications
38
Continuations of Granted Parents

Recent Applications

Every row is a patent application — a pending request, not a granted patent. “Granted Parent” shows the parent patent number when a filing continues an already-granted family. Newest filings first. Source: USPTO Open Data Portal (public).

TitleFiledApplication #StatusGranted Parent
SYSTEM AND METHOD FOR PERFORMING ADAPTIVE VOLTAGE SCALING (AVS) FOR ANALOG-TO-DIGITAL CONVERTERS (ADCS)2026-01-2819461838Docketed New Case - Ready for Examinationparent 12549192
SYSTEMS AND METHODS FOR INTERFERENCE CANCELLATION2026-01-2719460624Docketed New Case - Ready for Examinationparent 12562940
SYSTEM AND METHOD FOR LOW DENSITY PARITY CHECK (LDPC) CODE WITH 3/4 CODE RATE2026-01-2119455488Docketed New Case - Ready for Examinationparent 12549201
SYSTEM AND METHOD FOR LOW DENSITY PARITY CHECK (LDPC) CODE WITH 1/2 CODE RATE2026-01-2119455468Docketed New Case - Ready for Examinationparent 12556201
DEEP LEARNING BASED SYSTEM AND METHOD FOR INLINE NETWORK ANALYSIS2026-01-1219445890Docketed New Case - Ready for Examinationparent 12542788
EFFICIENT AND PRECISE EVENT SCHEDULING FOR IMPROVED NETWORK PERFORMANCE, CHIP RELIABILITY AND REPARABILITY2026-01-0719442428Docketed New Case - Ready for Examinationparent 12526243
SYSTEMS AND METHODS FOR SEMICONDUCTOR DEVICES WITH EXTENDED HIGH-BANDWIDTH MEMORY (HBM) OFFSETS2026-01-0519440264Docketed New Case - Ready for Examinationparent 12536111
BOOST METRIC BASED PRE-EQ LIMITING SYSTEMS AND METHODS2025-12-3119438136Docketed New Case - Ready for Examinationparent 12537726
METHOD FOR GENERATING FIRMWARE-DEDICATED STORAGE PROTOCOL QUEUES FOR VIRTUAL DEVICES2025-12-2619433429Docketed New Case - Ready for Examinationparent 12530155
TUNABLE RESISTOR CIRCUITS2025-12-2619433409Docketed New Case - Ready for Examinationparent 12549157
IP NETWORK QOS ENABLED BY APPLICATION CATEGORY DETECTION AND SESSION ASSOCIATION2025-12-2319431064Docketed New Case - Ready for Examinationparent 12531812
SYSTEM FOR AND METHOD OF ANALOG TO DIGITAL CONVERSION USING CALIBRATION2025-12-1719423732Docketed New Case - Ready for Examinationparent 12525987
AUTOMATIC IN-BAND MEDIA ACCESS CONTROL SECURITY (MACsec) KEY UPDATE FOR RETIMER DEVICE2025-12-1219417778Docketed New Case - Ready for Examinationparent 12519634
DFE-BASED PEAKING TECHNIQUES FOR HIGH-SPEED TRANSMITTERS2025-12-1219417852Docketed New Case - Ready for Examinationparent 12519475
CLOCK CALIBRATION FOR HIGH-SPEED SERIAL-LINK TRANSMITTERS2025-12-1019414794Docketed New Case - Ready for Examinationparent 12524039
SEMICONDUCTOR CHIP PACKAGE WITH AN INTEGRATED COLD PLATE2025-11-2819403496Docketed New Case - Ready for Examination
SYSTEMS FOR AND METHODS FOR MODE HOP DETECTION IN HEAT ASSISTED MAGNETIC RECORDING2025-11-1919394483Docketed New Case - Ready for Examinationparent 12499907
SYSTEM AND METHOD FOR ANALOG-TO-DIGITAL CONVERTER (ADC) WITH REPRESSED INPUT CURRENT2025-11-1719391013Docketed New Case - Ready for Examinationparent 12494797
SYSTEMS FOR AND METHODS FOR OVERLAPPING DOWNLINK TRANSMISSIONS2025-11-1419390108Docketed New Case - Ready for Examinationparent 12494958
HARDWARE ASSISTED CHANNEL SWITCH TIME ENHANCEMENT2025-11-0419378407Docketed New Case - Ready for Examinationparent 12484061
SYSTEMS AND METHODS FOR DYNAMICALLY ENABLING AND DISABLING AGGREGATION CONTROL2025-11-0419378415Docketed New Case - Ready for Examinationparent 12483933
SIGNALING AND DECODING OF PUNCTURED SUBBANDS IN TRIGGER-BASED PPDU2025-11-0419378825Docketed New Case - Ready for Examinationparent 12471128
METHOD FOR VERIFYING FLOW COMPLETION TIMES IN DATA CENTERS2025-10-1519359261Docketed New Case - Ready for Examinationparent 12463888
AMPLIFIER WITH OUTPUT AC COUPLED ENVELOPE TRACKING SUPPLY2025-10-0819352936Docketed New Case - Ready for Examinationparent 12463635
SYSTEMS AND METHODS FOR PACKAGING SEMICONDUCTOR DEVICES WITH SCALABLE INTERCONNECTS2025-10-0819352837Docketed New Case - Ready for Examinationparent 12461324
SYSTEMS FOR AND METHODS OF DYNAMIC SUBBAND OPERATION2025-10-0719351680Docketed New Case - Ready for Examinationparent 12513572
METHOD FOR VERIFYING DATA CENTER NETWORK PERFORMANCE2025-10-0619350483Docketed New Case - Ready for Examinationparent 12457168
Capacitive Height Sensing with Variable Step Charge-to-Voltage Converter2025-09-2919343925Docketed New Case - Ready for Examinationparent 12451158
AGGREGATION OF MULTIPLE MEMORY MODULES FOR A SYSTEM-ON-CHIP2025-09-2419338773Docketed New Case - Ready for Examinationparent 12450178
WIDE FREQUENCY RANGE HIGH SPEED CLOCK MULTIPLEXER2025-09-1019324940Docketed New Case - Ready for Examinationparent 12438542
APPARATUS FOR SPREAD SPECTRUM CLOCK GENERATION2025-08-1919303451Docketed New Case - Ready for Examination
Prefetch Memory Management Unit for Real-Time Virtual Memory Address Translation2025-08-1219297766Docketed New Case - Ready for Examinationparent 12405900
EFFICIENT ARCHITECTURE FOR HIGH-PERFORMANCE DSP-BASED LONG-REACH SERDES2025-08-0519290474Docketed New Case - Ready for Examinationparent 12401346
FRAME FORMATS FOR DISTRIBUTED MIMO2025-07-2519280770Docketed New Case - Ready for Examinationparent 12389348
COMPOSABLE INFRASTRUCTURE ENABLED BY HETEROGENEOUS ARCHITECTURE, DELIVERED BY CXL BASED CACHED SWITCH SOC AND EXTENSIBLE VIA CXLOVERETHERNET (COE) PROTOCOLS2025-07-1119266624Docketed New Case - Ready for Examinationparent 12386751
NORTH PORT INTERFERENCE MITIGATION IN A FULL DUPLEX (FDX) AMPLIFIER2025-06-2719252719Non Final Action Counted, Not Yet Mailedparent 12381752
SYSTEMS AND METHODS FOR QUASI-CYCLIC LOW DENSITY PARITY CHECK (QC-LDPC) CODE WITH 2/3 CODE RATE2025-06-1019233703Docketed New Case - Ready for Examination
SYSTEMS AND METHODS FOR QUASI-CYCLIC LOW DENSITY PARITY CHECK (QC-LDPC) CODE WITH 2/3 CODE RATE2025-06-1019233776Docketed New Case - Ready for Examination
SYSTEMS AND METHODS FOR QUASI-CYCLIC LOW DENSITY PARITY CHECK (QC-LDPC) CODE WITH 1/2 CODE RATE2025-06-1019233767Docketed New Case - Ready for Examination
SYSTEMS AND METHODS FOR QUASI-CYCLIC LOW DENSITY PARITY CHECK (QC-LDPC) CODE WITH 1/2 CODE RATE2025-06-1019233674Docketed New Case - Ready for Examination
SYSTEMS AND METHODS FOR QUASI-CYCLIC LOW DENSITY PARITY CHECK (QC-LDPC) CODE WITH 5/6 CODE RATE2025-06-1019233731Docketed New Case - Ready for Examination
SYSTEMS AND METHODS FOR QUASI-CYCLIC LOW DENSITY PARITY CHECK (QC-LDPC) CODE WITH 5/6 CODE RATE2025-06-1019233753Docketed New Case - Ready for Examination
Heat Dissipation for Semiconductor Circuit2025-06-1019233675Docketed New Case - Ready for Examination
SYSTEMS AND METHODS FOR QUASI-CYCLIC LOW DENSITY PARITY CHECK (QC-LDPC) CODE WITH 3/4 CODE RATE2025-06-1019233718Docketed New Case - Ready for Examination
SYSTEMS AND METHODS FOR QUASI-CYCLIC LOW DENSITY PARITY CHECK (QC-LDPC) CODE WITH 3/4 CODE RATE2025-06-1019233788Docketed New Case - Ready for Examination
SYNCHRONIZATION OF MULTIPLE CLOCK DIVIDERS BY USING LOWER-FREQUENCY CLOCKS AND SLIPPING CYCLES2025-06-0919232831Docketed New Case - Ready for Examinationparent 12326752
SEAMLESS ROAMING OF MULTI-RADIO STATION2025-06-0419227682Docketed New Case - Ready for Examinationparent 12342238
Adaptive Simultaneous Multilink Operational Framework2025-05-2319217128Docketed New Case - Ready for Examinationparent 12342399
Multigate Semiconductor Devices with Native Regions2025-05-2119214744Docketed New Case - Ready for Examination
Detection and Estimation of Direct and Reflected Navigation Satellite Signal Parameters in a Miltipath Environment2025-05-2019213491Docketed New Case - Ready for Examinationparent 12332359
OPTICAL POWER TRANSFER DEVICES WITH AN EMBEDDED ACTIVE COOLING CHIP2018-09-1416131842Patented Case

How to read this

Every row here is an application — a request the USPTO has not yet decided. In plain English: these filings show where Broadcom Inc.’s R&D effort is pointed right now, often 18–24 months before any product ships — but an application can be amended, abandoned, or rejected, and most confer no enforceable rights until granted. A “granted parent” tag means the filing continues a patent family that already has a grant — the new claims themselves are still pending. Filings are matched by applicant name, so work filed under subsidiary or research-entity names may not appear. Source: USPTO Open Data Portal (public).

Questions this page answers

How many patent applications does Broadcom Inc. have on file?

Oxford Ledge tracks 51 U.S. patent applications for Broadcom Inc., of which 38 continue an already-granted patent family. Every row is an application (a pending request to the USPTO), not a granted patent.

What is the difference between a patent application and a granted patent?

A patent application is a pending request filed with the USPTO; a granted patent is one the USPTO has examined and issued. These pages track applications, which signal a company's R&D direction before any patent is granted.

Where does this patent data come from?

The USPTO Open Data Portal (public), matched to the company's applicant registrations.